Abstract
Introduction
Continuing advances in manufacturing processes have made it possible for processor vendors to build increasingly fast processors. However, newer applications place an increasing demand on performance, at a rate faster than that achievable by processors. These trends have necessitated the migration of critical computations from the processor core to an application-specific unit that is able to perform compute-intensive tasks efficiently. We call such a unit an Ad-hoc Functional Unit (AFU). The AFU accelerates critical operations of application algorithms by executing application-specific Instruction Set Extensions (ISEs) .
Automatic generation of ISEs is essentially the task of hardware-software partitioning applied at an instructionlevel granularity. The Kernighan-Lin (K-L) min-cut algorithm is a well-known graph partitioning heuristic originally designed for circuit partitioning [2] . Recently, this heuristic has been successfully adapted for task-level partitioning of a system into hardware and software [1] . In this paper, we apply the K-L heuristic at the instruction-level granularity to automatically generate ISEs. We refer to our approach as ISEGEN. Our motivation for employing an iterative improvement technique like K-L is to generate solutions close to those obtained manually by expert designers. In order to match such a solution quality, the control parameters of ISEGEN closely model the decisions taken by the designer.
We show the efficacy of ISEGEN on a number of em-bedded applications selected from MediaBench, EEMBC and cryptographic suites by comparing our results with the best known approaches of ISE generation. We demonstrate that ISEGEN runs up to ¾ ¢ faster than a previous genetic formulation while yielding ISEs having speedup comparable with the optimal solution [3] . On a large cryptographic application (AES) for which the exhaustive techniques fail, ISEGEN -by effectively exploiting its regular structuregenerates ¿ ± more speedup than the genetic approach [4] . The rest of the paper is organized as follows. In Section 2, we define our problem. In Section 3, we discuss related research work and our motivation. We propose our ISEGEN approach in Section 4. In Section 5, we describe the experimental results that demonstrate the efficacy of our approach. Finally, Section 6 concludes the paper.
Problem Definition
Instructions within a basic block are typically represented as a Directed Acyclic Graph (DAG), ´Î µ:
the nodes Î represent instructions and the edges capture the data dependencies between them. We define a cut representing a potential ISE as a subgraph of , Let Ǻ µ be the function that measures the merit of a cut as an estimation of the speedup achievable by implementing as an ISE. Let Á ÁË ´ µ and Ç ÁË ´ µ respectively be the number of inputs and the number of outputs of . The maximum number of operands of an ISE (or a cut) is limited by the number of register file ports in the underlying core.
Let AE Ò and AE ÓÙØ be the maximum number of input and output operands respectively. A cut is architecturally feasible if its inputs are available at the time of issue. This is only possible if is convex, i.e., if there exists no path from a node Ù ¾ to another node Ú ¾ through a node Û ¾ [3] . The problem of ISE generation can be broken into the following two sub-problems: 
State of the Art and Motivation
Some of the earlier work in ISE generation applied to reconfigurable computing [11, 10] considers only singleoutput subgraphs in ISE generation. Even though a few recently proposed approaches [5, 6] handle multiple outputs, they identify only connected subgraphs. However, the opportunity to include independent subgraphs in the same ISE exposes speedup potentials, while algorithms identifying only connected graphs are unable to exploit high constraints of ISE outputs. Therefore, we also consider independent subgraphs in ISEGEN. When the goal of ISE generation is speedup coupled with dynamic reuse, as in [7, 8] , the resulting subgraphs are generally small. In practice, if one wants to mimic the excellent results targeted by expert designers, clusters of 2 or 3 instructions are far too small for arousing real interest: typical results at this level generally include only peculiar address generation patterns, pre-or post-shifting, or wellknown arithmetic patterns such as multiply-accumulators. There is a need for algorithms that can identify large and reusable clusters, efficiently covering the application DFG. Figure 1 demonstrates this principle with the help of an example. This motivates our ISEGEN approach that not only generates ISEs having higher potential for speedup, but which also shows the efficacy of the generated ISEs in terms of their reusability.
An exact solution [3] that uses an exhaustive search with pruning is not practical for applications having large basicblocks. A genetic formulation [4] presents a practical solution with results showing good speedup for the generated ISEs. However, the genetic algorithm is stochastic in nature and therefore multiple runs may result in different solutions. Our ISEGEN approach, on the other hand, is an iterative improvement technique that closely mimics the decisions taken by an expert designer; consequently we are able to match the solution quality of expert designers.
The ISEGEN Approach
We reiterate that ISEGEN essentially performs Hardware-Software partitioning at instruction-level granularity. The instructions belonging to the hardware partition map to an ISE to be executed on an AFU while those belonging to the software partition individually execute on the processor core. Our approach considers the basic blocks in an application based on their speedup potential -a function of its execution frequency and estimated gain from mapping all its nodes to hardware -and performs up to AE Á Ë successive bi-partitions into hardware and software within a basic block. After an ISE is found in a basic block, the speedup potential of the block is updated considering the remaining nodes.
ISEGEN()
We borrow the idea from Kernighan-Lin min-cut partitioning heuristic to steer toggling of nodes in the DFG between software (S) and hardware (H) based on a gain function that captures the designer's objective. The effectiveness of the K-L heuristic lies in its ability to overcome many local maxima without using unnecessary moves.
Modified Kernighan-Lin Algorithm
The ISEGEN algorithm that essentially performs a bipartitioning of a DFG into S and H is depicted in Figure 2 . This is an iterative improvement algorithm that starts with all nodes in software and tries to toggle each unmarked node, Ò, in the graph from S to H or H to S in every iteration. Within each iteration of ISEGEN (line 02 to line 20),
retains the best cut found so far with the help of
×Ø
, that maintains the intermediate best cuts. Initially, the cut points to a configuration where all nodes belong to software and this configuration is passed down to ×Ø . The decision to toggle Ò with respect to ×Ø is based on a gain function, Å ØÓ Ð ´µ. The gain function is evaluated for each node (line 05) and the node with the best gain, best node (obtained in line 08) is then toggled and marked (line 09). Note that the chosen cut at this point may be violating input/output constraints and convexity constraints. In other words, we allow a cut to be illegal giving it an opportunity to eventually grow into a valid cut.
If both convexity and I/O constraints are satisfied (line 11), ×Ø is updated through removal of ×Ø ÒÓ from the cut or its addition to the cut depending on whether ×Ø ÒÓ has toggled from H to S or S to H respectively. The speedup estimate Ǻ µ determines whether ×Ø should override Ð ×Ø ×Ø (line 17). This process is carried on till no more unmarked nodes are left. In general, we found experimentally that 5 passes are enough for successive improvement of the solution. Therefore, the exit condition in the outermost loop is set to 5 times or lower when there is no improvement in the merit of the solution across successive iterations. The best cut (Ð × Ø ×Ø ) is stored back in that further acts as a starting point for the next bi-partitioning of the DFG.
Gain Function
The gain function Å ØÓ Ð for toggling a node Ò with respect to a cut is a linear weighted sum of the following 5 components that act as control parameters for the algorithm: ØÓ Ö× ÙÔ´Òµ be the minimum distance of Ò from the barriers in the upward direction and let ØÓ Ö× ÓÛÒ´Òµ be the minimum distance of Ò from the barriers in the down-
We employ a directional growth strategy where nodes closer to the barrier (that have higher potential for cut growth) are consistently favored for inclusion in hardware; this strategy implicitly favors reusability of the cut without losing the benefit of having large cut as a solution. Independent Cuts: It is quite possible that the best cut is actually a combination of 2 or 3 large connected subgraphs and not necessarily the largest connected subgraph. So, ISE exploration needs to expand not only in the vertical direction favoring large cuts but also in the horizontal direction.
Let Ë µ be the independently connected subgraphs in the DFG excluding the connected subgraph containing Ò.
where ÈÐ Ø´ ×µ is the sum of the hardware latencies along the critical path of the independently connected subgraph, ×. Using this component, the nodes already in H are allowed to move back into S to favor the growth of other potentially large subgraphs.
We now express Å ØÓ Ð ´Òµ with respect to the current cut as follows:
The weights « ½ , « ¾ , « ¿ , « and « have been determined experimentally. We show in [9] that by maintaining appropriate data structures, the worst-case running time of ISEGEN can be restricted to O´ Î ¡ µ.
Impact of Toggling a Node
The runtime complexity of Å ØÓ Ð is significantly reduced by trading the majority of computations into appropriately evaluating the impact of toggling a node (line 10 in Figure 2 ). The number of inputs and the number of outputs of ISE at any stage of the partitioning process are given by Á ÁË and Ç ÁË respectively. In order to quantify the impact of toggling a node, we introduce addendums Á ØÓ Ð and Ç ØÓ Ð associated with every node. When a node is toggled, its addendums Á ØÓ Ð and Ç ØÓ Ð are added to Á ÁË and Ç ÁË respectively to get the new values of Á ÁË and Ç ÁË . Initially, all nodes are in S and therefore Á ÁË = Ç ÁË = 0 and Á ØÓ Ð and Ç ØÓ Ð equal the number of inputs and number of outputs respectively of the corresponding node. It is easy to show that when a node is toggled (say, from S to H), Á ØÓ Ð and Ç ØÓ Ð of only its neighbors (parents, children and siblings) get affected. After toggling from S to H, Á ØÓ Ð and Ç ØÓ Ð of the node reverse in sign so that the changes to Á ÁË and Ç ÁË will be undone if the same node toggles back to S. The impact of toggling a node (node 3) on itself and other nodes is illustrated in Figure 5 . We developed a comprehensive set of rules to capture the effect of toggling a node that is pictorially presented in Figure 3 wherein a toggle of a node from S to H is shown as respectively. These rules can be empirically verified to work on any DFG (for example, Figure 5 ). An additional rule is that a toggle of a node from H to S negates the effect of its toggling from S, i.e., the rules in Figure 3 can be applied for toggling from H to S with the sign reversed for ¡Á ØÓ Ð and ¡Ç ØÓ Ð . The proofs of correctness for all the rules have been omitted for the sake of brevity and presented in [9] . The impact of toggling a node also involves maintenance of appropriate data structures for fast evaluation of Ǻ µ and convexity violation [9] .
Experimental Results
We define the merit function as: Ǻ µ ×Û´ µ Û´ µ, where ×Û´ µ is the software latency of estimated by summing the latencies of the nodes in ; Û´ µ is the hardware latency of estimated from the critical path in . The hardware latency for each instruction was obtained by synthesizing the constituent arithmetic and logic operators on a common ¼ ½ Ñ CMOS technology and then normalized to the delay of a ¿¾-bit multiply-
accumulate (MAC).
We integrated ISEGEN in the MachSUIF framework [12] and evaluated overall speedup for the entire application using all the generated cuts as follows:
The variable, ÓÚ Ö ÐÐ encapsulates the overall execution latency of the application i.e., when the application entirely runs on software, and AE is the execution frequency of .
Note that, in this work, we do not consider memory operations for inclusion into a cut.
To evaluate the efficacy of our ISEGEN approach, we chose benchmarks from diverse application domains in EEMBC ( ÙØ ÓÖ¼¼ , Ú Ø Ö ¼¼ , ÓÒÚ Ò¼¼ , «Ø¼¼ and Ø Ð¼¼ ) and MediaBench ( Ô Ñ Ó Ö and Ô Ñ Ó Ö) suites. In addition, we chose a cryptographic application viz.
Ë . Our baseline architecture is a simple RISC machine and we allow up to AFUs (or ISEs) to be added. Keeping the I/O constraints fixed at´ ¾µ, we study the overall speedup of applications obtained over execution on the core processor and the time taken to generate ISEs (or runtime) on Sun Ultra-5. We compare the quality of our results with the best known algorithms for ISE generation. The optimal algorithms for ISE generation [3] come in two flavors: Exact multiple-cut identification (or Exact in short) and Iterative exact single-cut identification (or Iterative), both of which employ exhaustive search with pruning. For applications having large basic blocks, we chose a genetic formulation [4] for comparing our results.
We associate with each benchmark the maximum number of nodes in its critical basic block (shown in parentheses) and arrange them in increasing order. It is evident from the first plot of Figure 4 that ISEGEN matches the solution quality of Exact, Iterative and Genetic algorithms. Note that because of effective pruning, Exact is able to handle up to ¾ nodes and Iterative is able to handle up to ½¼ nodes in the selected benchmarks. As shown in the second plot of Figure 4 , ISEGEN runs up to ¾ ¢ faster than the genetic approach with the generated ISEs having quality comparable with the optimal solution in terms of overall speedup. We observed that some of the ISEs identified by the optimal algorithms are independent subgraphs and therefore an ISE identification algorithm should not be restricted to identify only connected subgraphs.
Ë is a cryptographic benchmark with a large DFG; its critical basic block contains nodes with a symmetric structure. Since the optimal algorithms (Exact and Iterative) could not run on such a large application, we chose the genetic solution (that also matches the optimal solution in smaller benchmarks) for comparing our results. Because of its non-exponential complexity, ISEGEN easily handles large DFGs. We deliberately chose Ë to demonstrate the efficacy of our ISEGEN approach in matching expert design quality. We increased the maximum number of AFUs from ½ to , and studied the speedup over execution on the processor core as shown in Figure 6 . On average, ISEGEN obtains ¿ ± more speedup than the genetic solution by effectively exploiting the regularity in the data flow graph of AES. Figure 7 shows how the structure yielded multiple instances of the same cut thereby exposing the regularity in the application. Since AES has a large number of nodes, it is intuitive to expect an increase in speedup by increasing the allowed number of AFUs and I/O constraints. However, it is interesting to note that contrarily to our expectation, for a smaller number of allowed AFUs (= ½), the speedup could not scale with relaxing I/O constraints (as shown in the first plot of Figure 6 ). The reason is clear from the plot of Figure 7 . It shows that there are ½¾ instances of the first cut for the I/O constraint of´ ½µ (or´ ¾µ), while there are only instances for the I/O constraint of´ ¿µ. As is evident from the first plot of Figure 6 , the ½¾ instances generated for´ ½µ cover the DFG better than the instances generated for´ ¿µ. However, with increase in the allowed number of AFUs, the speedup begins to scale with increasing I/O constraints (as shown in the last plot of Figure 6 ). Therefore, our ISEGEN not only generates ISEs resulting in high speedup but also exploits their reusability by producing all the instances in the DFG (as shown in Figure 7) . Thus, the solutions generated by ISEGEN are indeed close to those generated by an expert designer. 
Reusability of Cuts in AES

Conclusions
The hardware-software partitioning problem when applied at the instruction-level granularity constitutes the problem of ISE generation. The contributions presented in this paper are as follows. First, we clearly identified the properties of ISEs that are of interest to an expert designer. Second, we adapted a well-known Kernighan-Lin heuristic to perform ISE generation with a low computational complexity. Finally, we show that our ISEGEN approach produces high-quality ISEs -close to those sought after by an expert designer. Furthermore, ISEGEN runs up to ¾ ¢ faster than a previous genetic approach and generates solutions comparable with the optimal ISE generation approaches. Our future work will focus on the deployment of ISEs in a real system and evaluating the impact of ISEs on code size and energy reduction.
